80C453/83C453/87C453

DESCRIPTION

The Philips 8XC453 is an I/O expanded single-chip microcontroller fabricated with Philips high-density CMOS technology. Philips epitaxial substrate minimizes latch-up sensitivity.

The 8XC453 is a functional extension of the 87C51 microcontroller with three additional I/O ports and four I/O control lines. The 8XC453 is available in 68-pin LCC packages. Four control lines associated with port 6 facilitate high-speed asynchronous I/O functions.


The 87C453 includes an $8k \times 8$ EPROM, a 256×8 RAM, 56 I/O lines, two 16-bit timer/counters, a seven source, two priority level, nested interrupt structure, a serial I/O port for either a full duplex UART, I/O expansion, or multi-processor communications, and on-chip oscillator and clock circuits.

The 87C453 has two software selectable modes of reduced activity for further power reduction; idle mode and power-down mode. Idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. Power-down mode freezes the oscillator, causing all other chip functions to be inoperative while maintaining the RAM contents.

FEATURES

- 80C51 based architecture
- Seven 8-bit I/O ports
- Port 6 features:
 - Eight data pins
 - Four control pins
 - Direct MPU bus interface
 - ISA Bus Interface
 - Parallel printer interface
 - IBF and OBF interrupts
 - A flag latch on host write
- On the microcontroller:
 - 8k × 8 EPROM
 Quick pulse programming algorithm
 - Two-level program security system
 - 256×8 RAM
 - Two 16-bit counter/timers
 - Two external interrupts
- External memory addressing capability
 - 64k ROM and 64k RAM
- Low power consumption:
 - Normal operation: less than 24mA at 5V, 16MHz
- Idle mode
- Power-down mode
- Reduced EMI
- Full-duplex enhanced UART
 - Framing error detection
 - Automatic address recognition

LCC PIN FUNCTIONS



80C453/83C453/87C453

ORDERING INFORMATION


EPROM ¹	EPROM ¹ ROMLESS		ROM	TEMPERATURE °C AND PACKAGE	FREQ. (MHz)	PKG. DWG #
P87C453EBAA	OTP	P80C453EBAA	P83C453EBAA	68–Pin Plastic Leaded Chip Carrier, 0 to +70	3.5 to 16	SOT188-3
P87C453EFAA	OTP	P80C453EFAA	P83C453EFAA	68-Pin Plastic Leaded Chip Carrier, -40 to +85	3.5 to 16	SOT188-3
P87C453EBLKA	UV			68-Pin Ceramic Leaded Chip Carrier with window, 0 to +70	3.5 to 16	1473A
P87C453EFLKA	UV			68-Pin Ceramic Leaded Chip Carrier with window, -40 to +85	3.5 to 16	1473A

NOTE:

1. OTP = One-Time Programmable EPROM.


UV = Erasable EPROM.

LOGIC SYMBOL



80C453/83C453/87C453

BLOCK DIAGRAM



80C453/83C453/87C453

PIN DESCRIPTION

MNEMONIC	PIN NO.	TYPE	NAME AND FUNCTION
V _{SS}	54	I	Ground: 0V reference.
V _{CC}	18	1	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.
P0.0-0.7	17-10	I/O	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 is also the multiplexed data and low-order address bus during accesses to external memory. External pull-ups are required during program verification. Port 0 can sink/source eight LS TTL inputs.
P1.0–P1.7	27-34	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 receives the low-order address bytes during program memory verification. Port 1 can sink/source three LS TTL inputs, and drive CMOS inputs without external pull-ups.
P2.0–P2.7	2-9	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 emits the high-order address bytes during access to external memory and receives the high-order address bits and control signals during program verification. Port 2 can sink/source three LS TTL inputs, and drive CMOS inputs without external pull-ups.
P3.0–P3.7	36-43	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 can sink/source three LS TTL inputs, and drive CMOS inputs without external pull-ups. Port 3 also serves the special functions listed below:
	36	I.	RxD (P3.0): Serial input port
	37	0	TxD (P3.1): Serial output port
	38	I	INTO (P3.2): External interrupt
	39		INT1 (P3.3): External interrupt
	40		T0 (P3.4): Timer 0 external input
	41		T1 (P3.5): Timer 1 external input
	42 43	0	WR (P3.6): External data memory write strobe RD (P3.7): External data memory read strobe
	43	-	
P4.0–P4.3 P4.0–P4.7	26-19	I/O I/O	Port 4: Port 4 is an 8-bit bidirectional I/O port with internal pull-ups. Port 4 can sink/source three LS TTL inputs and drive CMOS inputs without external pull-ups.
P5.0–P5.7	44-51	I/O	Port 5: Port 5 is an 8-bit bidirectional I/O port with internal pull-ups. Port 5 can sink/source three LS TTL inputs and drive CMOS inputs without external pull-ups.
P6.0–P6.7	59-66	I/O	Port 6 : Port 6 is a specialized 8-bit bidirectional I/O port with internal pull-ups. This special port can sink/source three LS TTL inputs and drive CMOS inputs without external pull-ups. Port 6 can be used in a strobed or non-strobed mode of operation. Port 6 works in conjunction with four control pins that serve the functions listed below:
ODS	55	1	ODS: Output data strobe
IDS	56	1	IDS: Input data strobe
BFLAG	57	I/O	BFLAG: Bidirectional I/O pin with internal pull-ups
AFLAG	58	1/0	AFLAG: Bidirectional I/O pin with internal pull-ups
RST	35	I	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal pull-down resistor permits a power-on reset using only an external capacitor connected to V _{CC} .
ALE/PROG	68	I/O	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. ALE is activated at a constant rate of 1/6 the oscillator frequency except during an external data memory access, at which time one ALE is skipped. ALE can sink/source three LS TTL inputs and drive CMOS inputs without external pull-ups. This pin is also the program pulse during EPROM programming.
PSEN	67	0	Program Store Enable: The read strobe to external program memory. <u>PSEN</u> is activated twice each machine cycle during fetches from external program memory. However, when executing out of external program memory, two activations of <u>PSEN</u> are skipped during each access to external program memory. <u>PSEN</u> is not activated during fetches from internal program memory. <u>PSEN</u> can sink/source eight LS TTL inputs and drive CMOS inputs without an external pull-up. This pin should be tied low during programming.
EA/V _{PP}	1	I	Instruction Execution Control/Programming Supply Voltage: When EA is held high, the CPU executes out of internal program memory, unless the program counter exceeds 1FFFH. When EA is held low, the CPU executes out of external program memory. EA must never be allowed to float. This pin also receives the 12.75V programming supply voltage (V _{PP}) during EPROM programming.
XTAL1	53	I	Crystal 1: Input to the inverting oscillator amplifier that forms the oscillator. This input receives the external oscillator when an external oscillator is used.
XTAL2	52	0	Crystal 2: An output of the inverting amplifier that forms the oscillator. This pin should be floated when an external oscillator is used.

80C453/83C453/87C453

Table 1.	87C453 Special Function Registers
----------	-----------------------------------

SYMBOL	DESCRIPTION	DIRECT ADDRESS	MSB	BIT N	IAMES A	ND ADD	RESSES			LSB	RESET VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
B*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00H
			EF	EE	ED	EC	EB	EA	E9	E8	
CSR*#	Port 6 command/status	E8H	MB1	MB0	MA1	MA0	OBFC	IDSM	OBF	IBF	FCH
DPTR	Data pointer (2 bytes)					•				•	
DPH	Data pointer high	83H									00H
DPL	Data pointer low	82H									00H
			BF	BE	BD	BC	BB	BA	B9	B8	
IP*	Interrupt priority	B8H	-	POB	PIB	PS	PT1	PX1	PT0	PX0	x0000000B
										-	
AUXR#	Auxiliary register	8EH	-	-	-	-	-	-	AF	AO	x0000000B
			AF	AE	AD	AC	AB	AA	A9	A8	
IE*	Interrupt enable	A8H	EA	IOB	IIB	ES	ET1	EX1	ET0	EX0	0000000B
P0*	Port 0	80H	87	B6	85	84	83	82	81	80	FFH
P1*	Port 1	90H	97	96	95	94	93	92	91	90	FFH
P2*	Port 2	A0H	A7	A6	A5	A4	A3	A2	A1	A0	FFH
P3*	Port 3	B0H	B7	B6	B5	B4	B3	B2	B1	B0	FFH
P4*#	Port 4	C0H	C7	C6	C5	C4	C3	C2	C1	C0	FFH
P5*#	Port 5	C8H	CF	CE	CD	CC	СВ	CA	C9	C8	FFH
P6*#	Port 6	D8H	DF	DE	DD	DC	DB	DA	D9	D8	FFH
PCON	Power control	87H	SMOD1	SMOD0	_	POF ¹	GF1	GF0	PD	IDL	00xx0000B
			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program status word	D0H	CY	AC	F0	RS1	RS0	OV	-	Р	00H
SADDR#	Slave Address	A9H				-	-	-		-	00H
SADEN#	Slave Address Mask	B9H									00H
SBUF	Serial data buffer	99H									xxxxxxxB
			9F	9E	9D	9C	9B	9A	99	98	
SCON*	Serial port control	98H	SM0	SM1	SM2	REN	TB8	RB8	TI	RI	00H
SP	Stack pointer	81H									07H
			8F	8E	8D	8C	8B	8A	89	88	
TCON*	Timer/counter control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00H
TMOD	Timer/counter mode	89H	GATE	C/T	M1	MO	GATE	C/T	M1	MO	00H
TH0	Timer 0 high byte	8CH				1		1		1	00H
TH1	Timer 1 high byte	8DH									00H
TL0	Timer 0 low byte	8AH									00H
TL1	Timer 1 low byte	8BH									00H

NOTES:

* SFRs are bit addressable.
SFRs are modified from or added to the 80C51 SFRs.
1. REset value depends on reset source.

80C453/83C453/87C453




Figure 1. 8XC453 Interrupt Control System

	MSB									LSB				
		EA	IOB	IIB	ES	ET1	EX1	ET0	EX0					
BIT	SYMBOL	FUNC	TION											
IE.7	EA		Disables all interrupts. If EA=0, no interrupt will be acknowledged. If EA=1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit.											
IE.6	IOB	If IOB	Enables or disables the Output Buffer Full (OBF) interrupt. If IOB=0, the interrupt is disabled, If IOB=1, an interrupt will occur if EA is set and data has been read from the output buffer register through Port 6 by the external host pulsing ODS low.											
IE.5	IIB	IIB=1	an interro	upt will oc		s set and o				upt is disabled. If Port 6 Input Data				
IE.4	ES		es or disa Port inter			Interrupt.	If ES=0, t	he Serial	Port Interi	upt. If ES=0, the				
IE.3	ET1	Enabl	es or disa	bles the T	Timer 1 Ov	erflow inte	errupt. If E	T1=0, the	e Timer 1 i	nterrupt is disabled.				
IE.2	EX1	Enabl	es or disa	bles Exte	rnal Interr	upt 1. If E	X1=0, Ext	ernal Inte	rrupt 1 is c	lisabled.				
IE.1	ET0	Enabl	es or disa	bles the T	Timer 0 Ov	erflow inte	errupt. If E	T0=0, the	e Timer 0 i	nterrupt is disabled.				
IE.0	EX0	Enabl	Enables or disables External Interrupt 0. If EX0=0, external Interrupt 0 is disabled.											
											SU00563			

Figure 2. 8XC453 Interrupt Enable (IE) Register

80C453/83C453/87C453

	Μ	SB		LSB						
		— РОВ	PIB	PS	PT1	PX1	PT0	PX0		
віт	SYMBOL	FUNCTION								
IP.7	_	Reserved.	served.							
IP.6	POB	Defines the 0 priority level.	Defines the Output Buffer Full interrupt (IOB) priority level. POB=1 programs it to the higher riority level.							
IP.5	PIB	Defines the I priority level.	nput Buffer	Full interru	ıpt (IIB) pr	iority leve	l. PIB=1 p	rograms i	t to the higher	
IP.4	PS	Defines the S	Serial Port in	nterrupt pri	ority level	. PS=1 pro	ograms it	to the high	ner priority level.	
IP.3	PT1	Defines the 1	imer 1 inter	rupt priori	ty level. P	T1=1 prog	rams it to	the highe	r priority level.	
IP.2	PX1	Defines the E	xternal Inte	rrupt 1 pri	ority level	PX1=1 p	rograms it	to the hig	her priority level.	
IP.1	PT0	Enables or d ity level.	Enables or disables the Timer 0 interrupt priority level. PT0=1 programs it to the higher prior-							
IP.0	PX0	Defines the E	xternal Inte	rrupt 0 pri	ority level	. PX0=1 p	rograms it	t to the hig	her priority level.	

Figure 3. 8XC453 Interrupt Priority (IP) Register

		7	6	5	4	3	2	1	0	1
PCON (87H)		SMOD1	SMOD2	—	POF	GF1	GF0	PD	IDL	
BIT	SYMBOL									
PCON.7	SMOD1		Double Baud rate bit. When set to a 1 and Timer 1 is used to generate baud rate, and the Serial Port is used in modes 1, 2, or 3.							
PCON.6	SMOD0	lf set t	o 1, SCOI	1.7 will be	the Fram	ing Error l	bit (FE). If	PCON.6	is cleared	, SCON.7 will be SM0.
PCON.5		Reser	ved.							
PCON.4	POF		[·] Off Flag i Irm start h			on of V _{CC}	. If then cl	eared by	software, i	t can be used to determ
PCON.3	GF1	Gener	al-purpos	e flag bit.						
PCON.2	GF0	Gener	al-purpos	e flag bit.						
PCON.1	PD	Power	-Down bit	. Setting t	his bit acti	ivates pov	ver-down i	mode. It c	an only be	e set if input EW is high.
PCON.0	IDL	ldle m	ode bit. Se	etting this	bit activat	es the idle	e mode.		-	-
If logic 1s	are written	to PD ar	nd IDI at t	he same	time. PD	takes pre	cedence	-		
in logic 13	are written			ine same		unco pre		•		

Figure 4. Power Control Register (PCON)

80C453/83C453/87C453

	S	CON Addr	ess = 98H							Reset Value = 0000 0000B
	Bit Ado	dressable								
		SM0/FE	SM1	SM2	REN	TB8	RB8	ті	RI	
	Bit:	7	6	5	4	3	2	1	0	
	(SMOD0 = 0	/1)*							
Symbol	Func	tion								
FE		ing Error bit. es but should								it is not cleared by valid e FE bit.
SM0	Seria	I Port Mode	Bit 0, (SMC	DD0 must	= 0 to acce	ess bit SM0)				
SM1	Serial Port Mode Bit 1 SM0 SM1 Mode Description Baud Rate**									
	0	0	0	shift re	egister	f _{OSC} /12				
	0	1	1	8-bit L	JART	variable				
	1	0	2	9-bit L		f _{OSC} /64 or	f _{OSC} /32			
	1	1	3	9-bit L	JART	variable				
SM2	receiv In Mo	ved 9th data	bit (RB8) i 2 = 1 then F	s 1, indica RI will not b	ting an ado e activated	lress, and th d unless a va	e received l	byte is a Gi	iven or Bro	ot be set unless the badcast Address. e received byte is a
REN	Enab	les serial red	ception. Se	t by softwa	are to enab	le reception	. Clear by so	oftware to o	disable rec	ception.
TB8	The S	th data bit th	hat will be t	ransmitted	l in Modes	2 and 3. Se	t or clear by	software a	s desired.	
RB8		des 2 and 3 de 0, RB8 is		ata bit that	was receiv	ed. In Mode	e 1, if SM2 =	0, RB8 is	the stop bi	it that was received.
ті		mit interrupt modes, in a						lode 0, or a	at the begi	nning of the stop bit in the
RI		ive interrupt ther modes,								ough the stop bit time in
TE: 10D0 is locate	ed at PCON									SU00






Figure 6. UART Framing Error Detection

3-318

80C453/83C453/87C453




Figure 7. UART Multiprocessor Communication, Automatic Address Recognition

SPECIAL FUNCTION REGISTER ADDRESSES

Special function register addresses for the device are identical to those of the 80C51, except for the additional registers listed in Table 2.

Enhanced UART

The UART operates in all of the usual modes that are described in the first section of this book for the 80C51. In addition the UART can perform framing error detect by looking for missing stop bits, and automatic address recognition. The 87C453 UART also fully supports multiprocessor communication as does the standard 80C51 UART.

When used for framing error detect the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the SCON register. The FE bit shares the SCON.7 bit with SM0 and the function of SCON.7 is determined by PCON.6 (SMOD0) (see Figure 5). If SMOD0 is set then SCON.7 functions as FE. SCON.7 functions as SM0 when SMOD0 is cleared. When used as FE SCON.7 can only be cleared by software. Refer to Figure 6.

Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9 bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 7.

The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address.

Mode 0 is the Shift Register mode and SM2 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the

Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to b used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

Slave 0		= = =	1100 0000 <u>1111 1101</u> 1100 00X0
Slave 1	SADDR	=	1100 0000
	SADEN	=	<u>1111 1110</u>
	Given	=	1100 000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR SADEN Given	= = =	1111	0000 <u>1001</u> 0XX0
Slave 1	SADDR SADEN Given	= = =	<u>1111</u>	0000 <u>1010</u> 0X0X
Slave 2	SADDR SADEN Given	= = =	1110 <u>1111</u> 1110	0000 <u>1100</u> 00XX

80C453/83C453/87C453

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary t make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are teated as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are leaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". this effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.

The 87C453 UART has all of the capabilities of the standard 80C51 UART plus Framing Error Detection and Automatic Address Recognition. As in the 80C51, all four modes of operation are supported as well as the 9th bit in modes 2 and 3 that can be used to facilitate multiprocessor communication.

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

Reset

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on V_{CC} and RST must come up at the same time for a proper start-up.

Idle Mode

In the idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

Power-Down Mode

To save even more power, a Power Down mode can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power Down mode is terminated.

On the 87C453 either a hardware reset or external interrupt can cause an exit from Power Down. Reset redefines all the SFRs but

does not change the on-chip RAM. An external interrupt allows both the SFRs and the on-chip RAM to retain their values.

To properly terminate Power Down the reset or external interrupt should not be executed before V_{CC} is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10ms).

With an external interrupt, INT0 and INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down.

Power Off Flag

The Power Off Flag (POF) in PCON is set by on-chip circuitry when the V_{CC} level on the 87C453 rises from 0 to 5V. The POF bit can be set or cleared by software allowing a user to determine if the reset is the result of a power-on or a warm start after powerdown. The V_{CC} level must remain above 3V for the POF to remain unaffected by the V_{CC} level.

Design Consideration

• When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal rest algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

ONCE™ Mode

The ONCE ("On-Circuit Emulation") Mode facilitates testing and debugging of systems using the 87C453 without having to remove the IC from the circuit. The ONCE Mode is invoked by: 1. Pull ALE low while the device is in reset and PSEN is high;

2. Hold ALE low as RST is deactivated.

While the device is in ONCE Mode, the Port 0 pins go into a float state, and the other port pins and ALE and PSEN are weakly pulled high. The oscillator circuit remains active. While the 87C453 is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

PORTS 4 AND 5

Ports 4 and 5 are bidirectional I/O ports with internal pull-ups. Port 4 is an 8-bit port. Port 4 and port 5 pins with ones written to them, are pulled high by the internal pull-ups, and in that state can be used as inputs. Ports 4 and 5 are addressed at the special function register addresses shown in Table 2.

PORT 6

Port 6 is a special 8-bit bidirectional I/O port with internal pull-ups (see Figure 8). This port can be used as a standard I/O port, or in strobed modes of operation in conjunction with four special control lines: ODS, IDS, AFLAG, and BFLAG. Port 6 operating modes are controlled by the port 6 control status register (CSR). Port 6 and the CSR are addressed at the special function register addresses shown in Table 2. The following four control pins are used in conjunction with port 6:

ODS – Output data strobe for port 6. <u>ODS</u> can be programmed to control the port 6 output drivers and the output buffer full flag (OBF), or to clear only the OBF flag bit in the CSR (output-always mode).

80C453/83C453/87C453

 $\overline{\text{ODS}}$ is active low for output driver control. The OBF flag can be programmed to be cleared on the negative or positive edge of $\overline{\text{ODS}}$. Can produce an IOB interrupt (see Figure 2).

 \overline{IDS} – Input data strobe for port 6. \overline{IDS} is used to control the port 6 input latch and input buffer full flag (IBF) bit in the CSR. The input data latch can be programmed to be transparent when \overline{IDS} is low and latched on the positive transition of \overline{IDS} , or to latch only on the positive transition of \overline{IDS} . Correspondingly, the IBF flag is set on the negative or positive transition of \overline{IDS} . Can produce an IIB interrupt (see Figure 2).

AFLAG – AFLAG is a bidirectional I/O pin which can be programmed to be an output set high or low under program control, or to output the state of the output buffer full flag. AFLAG can also be programmed to be an input which selects whether the contents of the output buffer, or the contents of the port 6 control status register will output on port 6. This feature grants complete port 6 status to external devices.

BFLAG – BFLAG is a bidirectional I/O pin which can be programmed to be an output, set high or low under program control, or to output the state of the input buffer full flag. BFLAG can also be programmed to input an enable signal for port 6. When BFLAG is used as an enable input, port 6 output drivers are in the high-impedance state, and the input latch does not respond to the IDS strobe when BFLAG is high. Both features are enabled when BFLAG is low. This feature facilitates the use of the 87C453 in bused multiprocessor systems.

CONTROL STATUS REGISTER

The control status register (CSR) establishes the mode of operation for port 6 and indicates the current status of port 6 I/O registers. All control status register bits can be read and written by the CPU, except bits 0 and 1, which are read only. Reset writes ones to bits 2 through 7, and writes zeros to bits 0 and 1 (see Table 3).

CSR.0 Input Buffer Full Flag (IBF) (Read Only) – The IBF bit is set to a logic 1 when port 6 data is loaded into the input buffer under control of IDS. This can occur on the negative or positive edge of IDS, as determined by CSR.2. When IBF is set, the Interrupt Enable Register bit IIB (IE.5) is set. The Interrupt Service Routine vector address for this interrupt is 002BH. IBF is cleared when the CPU reads the input buffer register.

CSR.1 Output Buffer Full Flag (OBF) (Read Only) – The OBF flag is set to a logic 1 when the CPU writes to the port 6 output data buffer. OBF is cleared by the positive or negative edge of ODS, as determined by CSR.3. When OBF is cleared, the Interrupt Enable Register bit IOB (IE.6) is set. The Interrupt Service Routine vector address for this interrupt is 0033H.

CSR.2 IDS Mode Select (IDSM) – When CSR.2 = 0, a low-to-high transition on the IDS pin sets the IBF flag. The Port 6 input buffer is loaded on the IDS positive edge. When CSR.2 = 1, a high-to-low transition on the IDS pin sets the IBF flag. Port 6 input buffer is transparent when IDS is low, and latched when IDS is high.

CSR.3 Output Buffer Full Flag Clear Mode (OBFC) – When CSR.3 = 1, the positive edge of the $\overline{\text{ODS}}$ input clears the OBF flag. When CSR.3 = 0, the negative edge of the $\overline{\text{ODS}}$ input clears the OBF flag.

CSR.4, CSR.5 AFLAG Mode Select (MA0, MA1) – Bits 4 and 5 select the mode of operation for the AFLAG pin as follows:

MA1	MA0	AFLAG Function
0	0	Logic 0 output
0	1	Logic 1 output
1	0	OBF flag output (CSR.1)
1	1	Select (SEL) input mode

The select (SEL) input mode is used to determine whether the port 6 data register or the control status register is output on port 6. When the select feature is enabled, the AFLAG input controls the source of port 6 output data. A logic 0 on AFLAG input selects the port 6 data register, and a logic 1 on AFLAG input selects the control status register.

The value of the AFLAG input is latched into the Auxiliary Register (AUXR) bit 1 (AUXR.1). Checking this bit (AF) will allow the 87C453's program to determine if Port 6 was loaded with data or a UPI command.


CSR.6, CSR.7 BFLAG Mode Select (MB0, MB1) – Bits 6 and 7 select the mode operation as follows:

MB1	MB0	BFLAG Function
0	0	Logic 0 output
0	1	Logic 1 output
1	0	IBF flag output (CSR.0)
1	1	Port enable (PE)

In the port enable mode, $\overline{\text{IDS}}$ and $\overline{\text{ODS}}$ inputs are disabled when BFLAG input is high. When the BFLAG input is low, the port is enabled for I/O.

Reduced EMI Mode – The on-chip clock distribution drivers have been identified as the cause of most of the EMI emissions from the 80C51 family. By tailoring the clock drivers properly, a compromise between maximum operating speed and minimal EMI emissions can be achieved. Typically, an order in magnitude of reduction is possible over previous designs. This feature has been implemented on this chip along with the additional capability of turning off the ALE output. Setting the AO bit (AUXR.0) in the AUXR special function register will disable the ALE output. Reset forces a 0 into AUXR.0 to enable normal 80C51 type operation.

Auxiliary Register (AUXR)



80C453/83C453/87C453




Figure 8. Port 6 Block Diagram

Table 2. Special Function Register Addresses

REGISTER ADDRESS						BIT AD	DRESS			
Name	Symbol	Address	MSB							LSB
Port 4	P4	C0	C7	C6	C5	C4	C3	C2	C1	C0
Port 5	P5	C8	CF	CE	CD	CC	CB	CA	C9	C8
Port 6 data	P6	D8	DF	DE	DD	DC	DB	DA	D9	D8
Port 6 control status	CSR	E8	EF	EE	ED	EC	EB	EA	E9	E8
Slave address	SADDR	A9						-		
Slave address mask	SADEN	B9								
Auxiliary Register	AUXR	8E								

Table 3. Control Status Register (CSR)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
MB1	MB0	MA1	MA0	OBFC	IDSM	OBF	IBF
BFLAG M	ode Select	AFLAG Mo	ode Select	Output Buffer Flag Clear Mode	Input Data Strobe Mode	Output Buffer Flag Full	Input Buffer Flag Full
0/0 = Logic 0/1 = Logic 1/0 = IBF c 1/1 = PE ir (0 = Selec (1 = Disa	c 1 output* output oput	0/0 = Logio 0/1 = Logio 1/0 = OBF 1/1 = SEL (0 = Selec (1 = Cont	c 1 output* output input	0 = Negative edge of ODS 1 = Positive edge o ODS	0 = Positive edge of IDS 1 = Low level of IDS	0 = Output data buffer empty 1 = Output data buffer full	0 = Input data buffer empty 1 = Input data buffer full

NOTE:

Output-always mode: MB1 = 0, MA1 = 1, and MA0 = 0. In this mode, port 6 is always enabled for output. ODS only clears the OBF flag.

Philips Semiconductors

CMOS single-chip 8-bit microcontrollers

80C453/83C453/87C453

ABSOLUTE MAXIMUM RATINGS^{1, 2, 3}

PARAMETER	RATING	UNIT
Operating temperature under bias	0 to +70 -40 to +85	°C
Storage temperature range	-65 to +150	°C
Voltage on any other pin to V_{SS}	–0.5 to +6.5	V
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.5	W

NOTES:

1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.

2. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.

3. Parameters are valid over operating temperature range unless otherwise specified. Voltages are with respect to V_{SS} unless otherwise noted.

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}C$ to +70°C or -40°C to +85°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$

		TEST		LIMITS			
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP ¹	MAX	UNIT	
V _{IL}	Input low voltage; ports 0, 1, 2, 3, 4, 5, 6, IDS, ODS, AFLAG, BFLAG; except EA		-0.5		0.2V _{CC} -0.1	V	
V _{IL1}	Input low voltage to EA		0		0.2V _{CC} -0.3	V	
V _{IH}	Input high voltage; except XTAL1, RST		0.2V _{CC} +0.9		V _{CC} +0.5	V	
V _{IH1}	Input high voltage; XTAL1, RST		0.7V _{CC}		V _{CC} +0.5	V	
V _{OL}	Output low voltage; ports 1, 2, 3, 4, 5, 6, AFLAG, BFLAG	$I_{OL} = 1.6 mA^2$			0.45	V	
V _{OL1}	Output low voltage; port 0, ALE, PSEN	$I_{OL} = 3.2 \text{mA}^2$			0.45	V	
V _{OH}	Output high voltage; ports 1, 2, 3, 4, 5, 6, AFLAG, BFLAG	I _{OH} = -60μA, I _{OH} = -25μA I _{OH} = -10μA	2.4 0.75V _{CC} 0.9V _{CC}			V V V	
V _{OH1}	Output high voltage (port 0 in external bus mode, ALE, $\ensuremath{\text{PSEN}})^3$	I _{OH} = -800μA, I _{OH} = -300μA I _{OH} = -80μA	2.4 0.75V _{CC} 0.9V _{CC}			V V V	
IIL	Logical 0 input current,; ports 1, 2, 3, 4, 5, 6	V _{IN} = 0.45V			-50	μA	
I _{TL}	Logical 1-to-0 transition current; ports 1, 2, 3, 4, 5, 6	See note 4			-650	μΑ	
ILI	Input leakage current; port 0	$V_{IN} = V_{IL} \text{ or } V_{IH}$			±10	μA	
I _{CC}	Power supply current: Active mode @ 16MHz ⁵ Idle mode @ 16MHz ⁵ Power down mode	See note 6		11.5 1.3 3	25 4 50	mA mA μA	
R _{RST}	Internal reset pull-down resistor		50		300	kΩ	
C _{IO}	Pin capacitance ⁷ – PLCC package				10	pF	

NOTES:

Typical ratings are based on a limited number of samples from early manufacturing lots, and not guaranteed. Values are room temp., 5V. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the V_{OL}s of ALE and the other ports. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the 2. worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input...

3. Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the 0.9V_{CC} specification when the address bits are stabilizing.

Pins of ports 1, 2, 3, 4, 5 and 6 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when $V_{\mbox{IN}}$ is approximately 2V.

5. I_{CC}MAX at other frequencies is given by:

Active mode: $I_{CC}MAX = 0.94 \text{ X FREQ} + 13.71$ Idle mode: $I_{CC}MAX = 0.14 \text{ X FREQ} + 2.31$

where FREQ is the external oscillator frequency in MHz. I_{CC}MAX is given in mA. See Figure 20.

See Figures 21 through 24 for I_{CC} test conditions.
 C_{IO} applies to ports 1 through 6, IDS, ODS, AFLAG, BFLAG, XTAL1, XTAL2.

80C453/83C453/87C453

AC ELECTRICAL CHARACTERISTICS

 T_{amb} = 0°C to +70°C or –40°C to +85°C, V_{CC} = 5V ±10%, V_{SS} = 0V

			16MHz	CLOCK	VARIABL		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	
1/t _{CLCL}		Oscillator frequency			3.5	16	MHz
t _{LHLL}	9	ALE pulse width	85		2t _{CLCL} -40		ns
t _{AVLL}	9	Address valid to ALE low	22		t _{CLCL} -40		ns
t _{LLAX}	9	Address hold after ALE low	32		t _{CLCL} -30		ns
t _{LLIV}	9	ALE low to valid instruction in		150		4t _{CLCL} -100	ns
t _{LLPL}	9	ALE low to PSEN low	32		t _{CLCL} -30		ns
t _{PLPH}	9	PSEN pulse width	142		3t _{CLCL} -45		ns
t _{PLIV}	9	PSEN low to valid instruction in		82		3t _{CLCL} –105	ns
t _{PXIX}	9	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	9	Input instruction float after PSEN		37		t _{CLCL} -25	ns
t _{AVIV}	9	Address to valid instruction in		207		5t _{CLCL} -105	ns
t _{PLAZ}	9	PSEN low to address float		10		10	ns
Data Memo	ry	•			•		•
t _{RLRH}	10, 11	RD pulse width	275		6t _{CLCL} -100		ns
t _{WLWH}	10, 11	WR pulse width	275		6t _{CLCL} -100		ns
t _{RLDV}	10, 11	RD low to valid data in		147		5t _{CLCL} -165	ns
t _{RHDX}	10, 11	Data hold after RD	0		0		ns
t _{RHDZ}	10, 11	Data float after RD		65		2t _{CLCL} -60	ns
t _{LLDV}	10, 11	ALE low to valid data in		350		8t _{CLCL} -150	ns
t _{AVDV}	10, 11	Address to valid data in		397		9t _{CLCL} –165	ns
t _{LLWL}	10, 11	ALE low to RD or WR low	137	239	3t _{CLCL} –50	3t _{CLCL} +50	ns
t _{AVWL}	10, 11	Address valid to WR low or RD low	122		4t _{CLCL} -130		ns
t _{QVWX}	10, 11	Data valid to WR transition	13		t _{CLCL} –50		ns
t _{WHQX}	10, 11	Data hold after WR	13		t _{CLCL} –50		ns
t _{RLAZ}	10, 11	RD low to address float		0		0	ns
t _{WHLH}	10, 11	RD or WR high to ALE high	23	103	t _{CLCL} -40	t _{CLCL} +40	ns
Shift Regist	ter	•			•		•
t _{XLXL}	12	Serial port clock cycle time	750		12t _{CLCL}		ns
t _{QVXH}	12	Output data setup to clock rising edge	492		10t _{CLCL} -133		ns
t _{XHQX}	12	Output data hold after clock rising edge	8		2t _{CLCL} -117		ns
t _{XHDX}	12	Input data hold after clock rising edge	0		0		ns
t _{XHDV}	12	Clock rising edge to input data valid		492		10t _{CLCL} -133	ns
Port 6 input	t (input rise	and fall times = 5ns)		•		•	•
t _{FLFH}	15	PE width	209		3t _{CLCL} +20		ns
t _{ILIH}	15	IDS width	209		3t _{CLCL} +20		ns
t _{DVIH}	15	Data setup to IDS high or PE high	0		0		ns
t _{IHDZ}	15	Data hold after IDS high or PE high	30		30		ns
t _{IVFV}	16	IDS to BFLAG (IBF) delay		130		130	ns

80C453/83C453/87C453

AC ELECTRICAL CHARACTERISTICS (Continued)

			16MHz	CLOCK	VARIABLE CLOCK		
SYMBOL FIGURE		PARAMETER	MIN	MAX	MIN	МАХ	UNIT
Port 6 outp	ut						
t _{OLOH}	13	ODS width	209		3t _{CLCL} +20		ns
t _{FVDV}	14	SEL to data out delay		85		85	ns
t _{OLDV}	13	ODS to data out delay		80		80	ns
t _{OHDZ}	13	ODS to data float delay		35		35	ns
t _{OVFV}	13	ODS to AFLAG (OBF) delay		100		100	ns
t _{FLDV}	13	PE to data out delay		120		120	ns
t _{OHFH}	14	ODS to AFLAG (SEL) delay	100		100		ns
External Clo	ock						
t _{CHCX}	17	High time	20		20		ns
t _{CLCX}	17	Low time	20		20		ns
t _{CLCH}	17	Rise time		20		20	ns
t _{CHCL}	17	Fall time		20		20	ns

NOTES:

Philips Semiconductors

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.

80C453/83C453/87C453

CMOS single-chip 8-bit microcontrollers

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

- A Address
- C Clock
- D Input data
- H Logic level high
- I Instruction (program memory contents)
- L Logic level low, or ALE
- P PSEN
- Q Output data

- R RD signal
- t Time
- V Valid
- W WR signal
- X No longer a valid logic level
- Z Float




Figure 9. External Program Memory Read Cycle




Figure 10. External Data Memory Read Cycle

80C453/83C453/87C453




Figure 11. External Data Memory Write Cycle





Figure 12. Shift Register Mode Timing



t_{OVFV}

OBF (AFLAG)

ODS

t_{FVDV}

DATA

SEL (AFLAG)

PORT 6

CMOS single-chip 8-bit microcontrollers

Preliminary specification

SU00089

80C453/83C453/87C453

t_{OVFV}



CSR

t_{FVDV}

t_{OHFH}

DATA




Figure 15. Port 6 Input






Figure 16. IBF Flag Output

80C453/83C453/87C453










Figure 19. Float Waveform






Figure 20. I_{CC} vs. FREQ

SU00009

CMOS single-chip 8-bit microcontrollers

80C453/83C453/87C453





^tCLCL




Figure 24. I_{CC} Test Condition, Power Down Mode All other pins are disconnected. V_{CC} = 2V to 5.5V

80C453/83C453/87C453

EPROM CHARACTERISTICS

The 87C453 is programmed by using a modified Quick-Pulse ProgrammingTM algorithm. It differs from older methods in the value used for V_{PP} (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C453 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C453 manufactured by Philips Semiconductors.

Table 4 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the lock bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 25 and 26. Figure 27 shows the circuit configuration for normal program memory verification.

Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 26. Note that the 87C453 is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 25. The code byte to be programmed into that location is applied to port 0. RST, <u>PSEN</u> and pins of ports 2 and 3 specified in Table 4 are held at the 'Program Code Data' levels indicated in Table 4. The ALE/PROG is pulsed low 15 to 25 times, as shown in Figure 26.

To program the encryption table, repeat the 15 to 25 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the lock bits, repeat the 15 to 25 pulse programming sequence using the 'Pgm Lock Bit' levels. After one lock bit is programmed, further programming of the code memory and encryption table is disabled. However, the other lock bit can still be programmed.

Note that the \overline{EA}/V_{PP} pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V_{PP} source should be well regulated and free of glitches and overshoot.

Program Verification

If lock bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 27. The other pins are held at the 'Verify Code Data' levels indicated in Table 4. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are: (030H) = 15H indicates manufactured by Philips (031H) = B9H indicates 87C453

Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 4, and which satisfies the timing specifications, is suitable.

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345–5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-sec/cm². Exposing the EPROM to an ultraviolet lamp of 12,000 μ W/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1s state.

	0	0						
MODE	RST	PSEN	ALE/PROG	EA/V _{PP}	P2.7	P2.6	P3.7	P3.6
Read signature	1	0	1	1	0	0	0	0
Program code data	1	0	0*	V _{PP}	1	0	1	1
Verify code data	1	0	1	1	0	0	1	1
Pgm encryption table	1	0	0*	V _{PP}	1	0	1	0
Pgm lock bit 1	1	0	0*	V _{PP}	1	1	1	1
Pgm lock bit 2	1	0	0*	V _{PP}	1	1	0	0

Table 4. EPROM Programming Modes

NOTES:

1. '0' = Valid low for that pin, '1' = valid high for that pin.

2. $V_{PP} = 12.75V \pm 0.25V$.

3. $V_{CC} = 5V \pm 10\%$ during programming and verification.

 ALE/PROG receives 15 to 25 programming pulses while V_{PP} is held at 12.75V. Each programming pulse is low for 100µs (±10µs) and high for a minimum of 10µs.

[™]Trademark phrase of Intel Corporation.

80C453/83C453/87C453




Figure 25. Programming Configuration




Figure 26. PROG Waveform





Figure 27. Program Verification

80C453/83C453/87C453

EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

 T_{amb} = 21°C to +27°C, V_{CC} = 5V±10%, V_{SS} = 0V (See Figure 28)

SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{PP}	Programming supply voltage	12.5	13.0	V
I _{PP}	Programming supply current		50	mA
1/t _{CLCL}	Oscillator frequency	4	6	MHz
t _{AVGL}	Address setup to PROG low	48t _{CLCL}		
t _{GHAX}	Address hold after PROG	48t _{CLCL}		
t _{DVGL}	Data setup to PROG low	48t _{CLCL}		
t _{GHDX}	Data hold after PROG	48t _{CLCL}		
t _{EHSH}	P2.7 (ENABLE) high to V _{PP}	48t _{CLCL}		
t _{SHGL}	V _{PP} setup to PROG low	10		μs
t _{GHSL}	V _{PP} hold after PROG	10		μs
t _{GLGH}	PROG width	90	110	μs
t _{AVQV}	Address to data valid		48t _{CLCL}	
t _{ELQZ}	ENABLE low to data valid		48t _{CLCL}	
t _{EHQZ}	Data float after ENABLE	0	48t _{CLCL}	
t _{GHGL}	PROG high to PROG low	10		μs



NOTE:

FOR PROGRAMMING VERIFICATION SEE FIGURE 25.

FOR VERIFICATION CONDITIONS SEE FIGURE 27.

